Abstract: A 12-bit, 1 MS/s, two-stage cyclic ADC, with novel 2.5-bit/cycle architecture is proposed in this paper. A 1.5-bit algorithm is used in a 2.5-bit framework, which reduces the required number ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results